



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.Ö. Box 1450
Alexandra, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/675,801	09/29/2000	Jeffrey L. Rabe	042390.P9428	8877		
75	7590 03/15/2004			EXAMINER		
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN			PHAN, RAYMOND NGAN			
7th Floor 12400 Wilshire Boulevard						
			ART UNIT	PAPER NUMBER		
Los Angeles, CA 90025			2111 DATE MAILED: 03/15/2004	8		

Please find below and/or attached an Office communication concerning this application or proceeding.

				λ
*		Applicati n N .	Applicant(s)	
		09/675,801	RABE ET AL.	
	Office Action Summary	Examiner	Art Unit	
		Raymond Phan	2111	
Period f	The MAILING DATE of this communication app r Reply	pears on the cover sheet v	vith the correspond nce address -	-
THE - Ext afte - If th - If N - Fai - Any	HORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1.12 or SIX (6) MONTHS from the mailing date of this communication. he period for reply specified above is less than thirty (30) days, a reply of period for reply is specified above, the maximum statutory period for the to reply within the set or extended period for reply will, by statute or reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a y within the statutory minimum of th will apply and will expire SIX (6) MC , cause the application to become A	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communicated the communica	ntion.
1)⊠	Responsive to communication(s) filed on 22 L	December 2003 .		
2a) <u></u>	This action is FINAL . 2b)⊠ Th	is action is non-final.		
3)[Since this application is in condition for allowa- closed in accordance with the practice under			ts is
Disposi	tion of Claims	•		
4)🛛	Claim(s) 1-18 and 31-60 is/are pending in the	• •		
	4a) Of the above claim(s) is/are withdraw	wn from consideration.		
-	Claim(s) is/are allowed.			
6)⊠	Claim(s) <u>1-18 and 31-60</u> is/are rejected.			
7)∐	` / ===			
-	Claim(s) are subject to restriction and/or tion Papers	r election requirement.		
··	The specification is objected to by the Examine	r		
·	The drawing(s) filed on is/are: a) accept		the Examiner	
,	Applicant may not request that any objection to the	•		
11)	The proposed drawing correction filed on			
	If approved, corrected drawings are required in rep	oly to this Office action.		
12)	The oath or declaration is objected to by the Ex	aminer.		
Pri rity	under 35 U.S.C. §§ 119 and 120			
13)	Acknowledgment is made of a claim for foreign	priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a)	☐ All b)☐ Some * c)☐ None of:			
	1. Certified copies of the priority documents	s have been received.		
	2. Certified copies of the priority documents	s have been received in A	Application No	
*:	 Copies of the certified copies of the prior application from the International But See the attached detailed Office action for a list 	reau (PCT Rule 17.2(a)).	•	
14) 🗌 .	Acknowledgment is made of a claim for domestic	c priority under 35 U.S.C	§ 119(e) (to a provisional application	ation).
	a)	• •		
Attachme		, , , , , , , , , , , , , , , , , , , ,		
2) 🔲 Noti	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)	-•

Art Unit: 2111

Part III DETAILED ACTION

Notice to Applicant(s)

- 1. This action is responsive to the following communications: amendment filed on December 22, 2003.
- 2. This application has been examined. Claims 1-18 and 31-60 are pending.

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claims 1-10, 14-15, 31-60 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Bashford (US No. 6,629,179) in view of Pawlowski (US No. 5,956,516).

In regard to claims 1, 4, 7, 10, Bashford discloses method comprising the step of receiving an interrupt (see col. 7, lines 8-61); converting the interrupt into an upstream memory write interrupt (see col. 7, line 8 through col. 8, line 6). But Bashford does not specifically disclose the converting the upstream memory write interrupt into a front side bus (FSB) interrupt transaction. However Pawlowski discloses the converting (i.e. decoding) the upstream interrupt into a front side bus (FSB) interrupt transaction (see col. 4, lines 23-60). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Pawlowski within the system of Bashford because it would reduce the wait times for service of interrupts.

Art Unit: 2111

,

In regard to claims 2, 5, 8, Bashford discloses wherein the interrupt is generated by a PCI device (see col. 7, lines 8-61).

In regard to claims 3, 6, 9, Pawlowski discloses wherein the FSB interrupt is received by the processor (see col. 4, lines 23-60).

In regard to claim 14, Bashford discloses the interrupt is generated by the PCI device (see col. 4, lines 31-44) and wherein the chipset is coupled to the processor (see figure 1).

In regard to claims 31, 34, 37, 44, 51, 59, Bashford discloses the method comprising receiving, at an I/O controller, an interrupt request from an I/O device (see col. 5, line 30 through col. 6, line 22); generating, at the I/O controller, a memory request at the predetermined address in the response the interrupt request (see col. 5, line 30 through col. 6, line 22); transmitting the memory request to the memory, the memory request being processed at the memory controller as one or more memory cycles (see col. 5, line 30 through col. 6, line 22). But Bashford does not specifically disclose memory request is being routed to a coupling with one ore more processors as a part of one or more interrupt message transactions on the bus. However Pawlowski discloses memory request is being routed to a coupling with one ore more processors as a part of one or more interrupt message transactions on the bus (see col. 4, lines 16-60). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Pawlowski within the system of Bashford because it would it would reduce the wait times for service of interrupts.

In regard to claims 32, 52, Bashford discloses wherein the memory request is a memory write request to the memory controller (see col. 5, line 30 through col. 6, line 22).

Art Unit: 2111

.*

,)

In regard to claims 33, 38, 44, 53, Bashford discloses wherein the interrupt request is one of the interrupt request hardware signal and a memory write request to the I/O controller (see col. 5, line 30 through col. 6, line 22).

In regard to claims 39, 46, 54, Bashford discloses wherein the memory request is received one or more I/O device coupled to the memory controller (see col. 5, line 30 through col. 6, line 22).

In regard to claims 40, 47, 55, Pawlowski et al. disclose wherein the interrupt is marked as lowest priority re-directable and redirected to the lowest priority register (see col. 4, line 16 through col. 5, line 40).

In regard to claims 41, 48, 56, Pawlowski et al. disclose redirecting at least one interrupt based on the task priority information (see col. 5, line 6 through col. 6, line 20).

In regard to claims 42, 49-50, 57-58, Pawlowski e al. disclose further comprising providing support for the updated TPR transactions to update at least one updated TPR register (see col. 5, line 6 through col. 6, line 20).

In regard to claim 43, Pawlowski et al. disclose wherein the processor has the lowest priority among one or more processors (see col. 5, line 6 through col. 6, line 20).

In regard to claim 60, Pawlowski et al. disclose redirecting at least one interrupt based on the task priority information (see col. 4, lines 45-64) and providing support for the updated TPR transactions to update at least one updated TPR register (see col. 7, line 51 through col. 8, line 14).

Art Unit: 2111

Ç

11. Claims 11-13 and 16-18 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Bashford in view of Pawlowski and further in view of Tyner (US No. 6,564,276).

In regard to claim 11, Bashford and Pawlowski disclose the claimed subject matters as discussed above rejections except the teaching of the chipset comprising at least one I/O controller hub (ICH), P64H, and AGP device. However Tyner specifically discloses the chipset comprising at least one I/O controller hub (ICH) 115, P64H 114, and AGP device 110 (see figure 1). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Tyner within the system of Bashford and Pawlowski because it would provide various controllers and functions within the chipset.

In regard to claim 12, Pawlowski discloses the I/O component of an APIC configured to convert the interrupt into the upstream interrupt (see col. 2, lines 45-64). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Pawlowski within the system of Bashford and Tyner because it would reduce the wait times for service of interrupts.

In regard to claims 13, 16, Tyner discloses the chipset comprising a HUB interface coupled to the first end of IOxAPIC and coupled to the second end to MCH (see col. 3, lines 7-63). But Tyner does not specifically disclose wherein the memory control hub configured to convert the upstream interrupt into the FSB interrupt transaction. However Pawlowski disclose the converting (i.e. decoding) the upstream interrupt into a front side bus (FSB) interrupt transaction (see col. 4, lines 23-60). Therefore, it would have been obvious to a person of an ordinary

Art Unit: 2111

ζ

skill in the art at the time the invention was made to have combined the teachings of Pawlowski within the system of Bashford and Tyner because it would reduce the wait times for service of interrupts.

In regard to claim 17, Pawlowski discloses wherein the routing mechanism configured to flush the upstream interrupt before propagating an interrupt upstream (see col. 4, lines 16-60).

In regard to claim 18, Pawlowski discloses wherein the interrupt controller receive the EOI from the processor and broadcast the EOI to at least one device (see col. 6, lines 40-55).

Response to Amendment

13. Applicant's arguments, see pages 11-12, filed December 22, 2003, with respect to the rejection(s) of claim(s) 1-18 and 31-60 under 35USC103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Bashford and Pawlowski et al. and Tyner.

Conclusion

- 14. All claims are rejected.
- 1. The prior arts made of record and not relied upon are considered pertinent to applicant's disclosure.

Dean et al. (US No. 5,375,225) disclose a system for emulating I/O device requests through status word locations corresponding to respective device addresses having read/write locations and status information.

Bailey et al. (US No. 6,295,573) disclose a point-to-point interrupt messaging within a multiprocessing computer system.

Art Unit: 2111

Chen et al. (US No. 6,301,630) disclose an interrupt response in a multiple set buffer pool bus bridge.

Larson et al. (US No. 6,505,263) disclose a bus controller operating code in system memory.

Lovett (US No. 6,247,091) discloses a method and system for communicating interrupts between nodes of a multimode computer system.

Tetrick (US No. 6,006,301) discloses a multi-delivery scheme interrupt router.

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Raymond Phan, whose telephone number is (703) 306-2756. The examiner can normally be reached on Monday-Friday from 6:30AM- 4:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's Primary, Paul Myers can be reached on (703) 305-9656 or via e-mail addressed to paul.myers@uspto.gov. The fax phone number for this Group is (703) 746-7239.

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [raymond.phan@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Raymond Phan

3/6/04